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Abstract
Networks on chip (NoC) emerged as a promising alter-
native to bus-based interconnect networks to handle the in-
creasing communication requirements of the large systems
on chip. Employing an appropriate topology for a NoC is
of high importance mainly because it typically trade-offs
between cross-cutting concerns such as performance and
cost. The spidergon topology is a novel architecture which
is proposed recently for NoC domain. The objective of the
spidergon NoC has been addressing the need for a xed and
optimized topology to realize cost effective multi-processor
SoC (MPSoC) development [7]. In this paper we analyze
the trafc behavior in the spidergon scheme and present an
analytical evaluation of the average message latency in the
architecture. We prove the validity of the analysis by com-
paring the model against the results produced by a discrete-
event simulator.
1. Introduction
Traditionally, interconnect architectures for integrated
circuits have been bus-based. Driven by the advances
in semiconductor technologies reaching sub-0.1um gate
lengths, realization of the systems-on-chip (SoC) consisting
of billions of gates and hundreds of processing units operat-
ing at different clock frequencies are becoming reality. As
a bus is inherently non-scalable and at the same time the
size and complexity of the future SoC does not allow start-
ing the whole design from the scratch, employing a modular
type of architecture seems inevitable. Communication cen-
tric architectures or "networks on chip" (NoC) have recently
been proposed as a solution for the interconnect problem in
large SoC designs [16] . The main driving factor behind
employing NoC have been decoupling the communication
fabric from the processing elements. NoCs help resolve the
electrical problems in new deep sub-micron technologies,
as they allow to structure and manage global wires. At
the same time the wires are used more efciently, requir-
ing fewer wires. A NoC architecture also leads to lower
power consumption and enhanced reliability [4]. As a re-
sult, NoCs have come to be regarded as the favored on-chip
communication paradigm [10].
NoCs in principle are similar to the interconnection
networks for parallel computers with multiple processors.
NoCs, however have some peculiarities that distinguish
them from the parallel computers. The major differences
between two elds are energy constraints, design special-
ization and degree of heterogeneity of the employed com-
ponents. Since most NoC applications run on the battery
operated devices the energy customization and saving is of
prime importance in the domain. Also, despite the network
for parallel computers that are expected to be deployed for
a wide range of unknown applications, the NoCs may be
tailored for a particular application. And nally a variety
of the components including DSP and FPGA may be dis-
tributed over a single NoC as well as the memories and pro-
cessors.
Typically in the NoC domain the resources are scarce
and the applications have some performance requirements.
A major challenge in the domain is therefore, fullling the
applications' performance demands using the limited avail-
able resources. Apparently, resource constraints lead to em-
ploying the algorithms and techniques that may realize the
required functionality in a more cost effective fashion. Re-
searches carried out in the eld reveals that deterministic
routing and wormhole switching [18] are the dominant rout-
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ing algorithm and switching technique for NoCs [15, 16].
Deterministic routing algorithms are usually adopted be-
cause they require implementing a simpler logic compared
to their adaptive counterparts. Implementing the simpler
logic in turn leads to realization of smaller routers using
less resources.
Employing the wormhole switching originates from the
limitation in the buffer size at intermediate routers [1,
16]. Despite the packet switching and virtual cut-through
switching techniques that require enough buffer for at least
a whole packet at each intermediate router, wormhole
switching implements the functionality with much lower
buffer requirement. In wormhole switching a packet is di-
vided into elementary units called its, each composed of
a few bytes for transmission and ow control. The header
it governs the route and the remaining data its follow it
in a pipelined fashion. If the header it blocks, the remain-
ing its are blocked in situ. Since the packet are not re-
quired to reside in each intermediate router in whole and
also routers may be implemented by providing buffer for
as low as one it per channel, the wormhole switching can
realize low message latency at a low cost.
Another factor that has a signicant impact on the size
of the routers is the degree of the nodes in the network.
The degree of a node determines the number of neighboring
router that a particular router is directly connected to. In-
creasing the node degree can signicantly improve the per-
formance of the network. Obviously, realization of routers
with a higher node degree typically leads to the difculties
of dealing with larger routers and also more complicated
wiring [10] .
In this paper we analyze the trafc behavior in the spi-
dergon NoC and present an analytical model for evaluating
the average message latency in the architecture adopting the
wormhole switching. To the best of our knowledge this
work presents the rst analytical model for the spidergon
scheme.
The rest of the paper proceeds as follows. In the next
section we discuss the NoC topologies with special empha-
sis on the spidergon NoC. In section 3 we have presented
a method for analyzing the latency in networks with worm-
hole routing. Section 4 presents a detailed analysis of the
trafc in the spidergon NoC and also adopts the method in-
troduced in section 3 to evaluate the average latency for the
spidergon topology. Section 5 will compare our analytical
evaluation with simulation results and nally, in section 6
the conclusion and future works have been presented.
2. The Spidergon NoC
The topology of an on-chip network species the struc-
ture in which routers connect the IPs together. A NoC may
have any 2¡Dimensional topologies that have been pro-
posed for interconnection networks. Some of the archi-
tectures introduced or adopted for the NoC domain are fat
tree [9], buttery-fat tree [11], mesh [13], torus [16], folded
torus [17] and variations of the ring in octagon [2] and the
spidergon scheme [7]. Typically, a particular topology is
selected in order to trade-off between a number of cross-
cutting measures such as performance and cost. A number
of important characteristics that affect adopting a particular
topology are network diameter, the highest degree of nodes
in the network, regularity, scalability and synthesis cost for
an architecture.
In [10] Pande et al. have compared different on-chip
network topologies. The paper compares different on-chip
network architectures from different points of view includ-
ing latency, throughput, area and energy consumption. To
conduct the experiments, they adopted a simulator employ-
ing it-level event-driven wormhole-switching to study the
characteristics of the communication-centric parameters of
the interconnect infrastructures. In a more recent research
Bononi and Concer [5] compared ring, mesh and spidergon
topologies using a discrete-event simulator. Their research
revealed that in general the spidergon NoC outperforms the
irregular mesh and the ring topologies.
The objective of the spidergon topology has been ad-
dressing the demand for a xed and optimized topology
to realize low cost multi-processor SoC implementation.
In the spidergon topology an even number of nodes are
connected by unidirectional links to the neighboring nodes
in clockwise and counter-clockwise directions plus a cross
connection for each pair of nodes. In the spidergon scheme
each physical link is shared by two virtual channels in order
to avoid deadlock. Figure 1 depicts a spidergon topology of
size 16 and its layout on a chip.
The key characteristics of the spidergon topology include
good network diameter, low node degree, homogeneous
building blocks (the same router to compose the entire net-
work), vertex symmetry and simple routing scheme. More-
over, the spidergon scheme employs packet-based worm-
hole routing which can provide low message latency at a
low cost.
In the spidergon topology nodes are connected by uni-
directional links. Let the number of nodes be an even
N = 2n. Every node in the network is indexed by a num-
ber between 0 to N ¡ 1. An arbitrary node is assigned la-
bel 0 and the label of other nodes is incremented by one
as we move clockwise. The channels around the topology
are given the same label as the nodes connected to them
in clockwise direction. And the channels connecting cross
network nodes are given label of the node with the lower
index plus N . Each node in the network, xi (0 · i < N
), is directly connected to node xj for j = (i + 1)modN ,
j = (i¡ 1)modN and j = (i+ N2 )modN .
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Figure 1. The spidergon topology and the on
chip layout.
3. The Analysis Method
The objective of this section is to introduce the model
adopted to evaluate the average message latency in the inter-
connection networks employing wormhole switching. We
dene the latency as the time from the generation of the
message at source node until the last it of the message
is absorbed by the destination node. The model we use
to analyze our network was rst introduced by Draper and
Ghosh [3] to evaluate the average latency for k-ary n-cubes.
The model was later adopted and generalized for evaluating
different interconnection network topologies such as mesh
[12]. In this section we explain the model and in section
4 we apply it to analyze the average latency for a network
with the spidergon topology.
The model uses some assumptions that are widely used
in the literature [14, 8, 12, 3].
² Nodes are generating the messages independently and
according to a Poisson process.
² Destination addresses are selected randomly.
² Regardless of the blocking, the arrival at each channel
is approximated to be a Poisson process.
² Messages are all the same size and larger than the net-
work diameter.
² The adopted routing is a deterministic, shortest path
routing algorithm. In situations where the number of
the intermediate routers are equal if the surrounding
channels or cross-network channels are traversed, the
surrounding channels are selected.
² The network employs wormhole switching.
We view our network as a network of queues, where each
channel is modeled as anM/G/1 queue. For anM/G/1 queue
the average waiting time is [6]
WM=G=1 =
¸½
2(1¡ ¸x) (1 +
¾2
x2
) (1)
½ =
¸
x
(2)
where ¸ is the mean arrival rate, x is the mean service time
and ¾2 is the variance of the service time distribution. In
calculating the arrival rate we assume that the mean depar-
ture rate of a channel is equal to the mean Poisson arrival
rate at the channel provided that the channel is stable (½ <
1).
During the journey toward a destination, a message
passes through a number of channels. Since in wormhole
routing its follow the header it, the waiting time needs
to be evaluated only for the header it. The time that
the header it spends in each channel is comprised of two
components, the waiting time for the next channel and one
time unit to actually cross the channel. After the header
it is granted access to the ejection channel at the destina-
tion node the network requires an extra msg time units to
pipeline the message to destination. Here, msg is the aver-
age size of the messages in its. Therefore, the latency may
be dened as the total waiting and service times the header
it experiences at each intermediate channel plus msg cy-
cles to complete transmission. Thus, for an arbitrary node j
in the network latency may be expressed as
Lj = winj;j + xinj;j +D ¡ 1 (3)
where winj;j and xinj;j are the average waiting and service
time at injection channel and D is the average distance in
terms of the number of channels traversed.
Averaging on all nodes in the network yields the average
latency for the network.
L =
1
N
X
j
Lj (4)
=
1
N
X
j
(winj;j + xinj;j) +D ¡ 1
As we modeled each channel as an M/G/1 queue, winj;j
will be derived once the mean service time and its variance
is known.
Since in wormhole routing a message typically spans
several channels at each time, the service time of each chan-
nel depends on the waiting and service time of its subse-
quent channels. Therefore, to analyze the service time of
each channel the waiting and service times of all possible
successive channels are required. Figure 2 can aid in ana-
lyzing the service time for an arbitrary channel i.
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i
n
Figure 2. Service time at channel i depends
on n successive channels.
Figure 2 illustrates that the trafc leaving channel i, may
be injected to any of its n subsequent channels, where n is
a non negative integer. We denote by Pi!j the probability
that the trafc enters the channel j after leaving channel i.
The average service time experienced at channel i therefore
can be expressed as:
xini =
X
j
(wj + xj):Pi!j (5)
This equation states that the service time at each channel
is derived once the waiting time and service time of its suc-
cessive channels are known. The mean waiting time, wj ,
may be approximated using an M/G/1 queuing model with
service time xj .
Draper and Ghosh [3] suggested that waiting time for an
M/G/1 queuing system which is used for modeling worm-
hole routing may be approximated by
Wj =
¸jx
2
j
2(1¡ ¸jxj) (1 +
(xj ¡msg)2
x2j
) (6)
The above waiting time,Wj , is the mean waiting time for
a server in which messages arrive at rate ¸ and no message
may block other messages. In wormhole routing, however
a message may block other messages and thereforeWj will
not equal to wj . In fact when a message has occupied a
channel there is not any competing trafc from this channel
for the subsequent channels. And the trafc on the channel
competes only with the incoming trafc from other chan-
nels. Therefore, the mean wj is less than mean Wj . The
situation is addressed by introducing a blocking probability
which is dened as
Pbli! j = 1¡ ¸
in
i
¸j
Pi!j (7)
where ¸ini is the incoming trafc on cj from ci, ¸j is the
total trafc rate on cj and Pi!j is the probability that cj is
traversed after leaving ci.
Finally, wj is obtained as the product of the Wj and
Pbli! j
wj = Wj :Pbli! j
(8)
By combining equations 5, 7 and 8 we obtain the service
time for an intermediate channel as
xini =
X
j
((1¡ ¸
in
i
¸j
Pi!j)Wj + xj)Pi!j (9)
where Wj is approximated by equation 6 using the xj as
mean service time.
We now apply this method to analyze the average latency
for the spidergon topology.
4. Analysis of the Spidergon Architecture
As mentioned earlier the spidergon scheme avoids dead-
lock by employing virtual channels. However, since one of
the virtual channels in the links is only behaving as the es-
cape channel, the trafc passing through it is in negligible
compared to the total trafc passing the link. Therefore, in
our evaluation we consider the total trafc on each physical
links rather than trafc on each individual virtual channel.
To simplify their model Draper and Ghosh [3] introduced
the concept of an equivalence class. An equivalence class is
dened as a set of channels with similar stochastic proper-
ties with respect to the arrival and service rate. By assigning
each channel to an equivalence class, the network evalua-
tion will only require manipulation of equivalence classes.
Otherwise, all channels had to be taken into account explic-
itly for analysis.
In the spidergon topology because of the symmetry all
channels around the network present the same stochastic
properties so they belong to the same equivalence class.
Channels inside the network also have the same trafc and
service rate and are accounted as a single equivalence class.
Although in the steady state, the injection and ejection chan-
nels have the same arrival rates, their service rates differs
due to blocking property of wormhole routing. Therefore,
injection and ejection channels are considered as two differ-
ent equivalence classes.
In the rest of this section we rst discuss the trafc on
equivalence classes and interaction between them and later
obtain the average latency for our network.
4.1. Tra±c Analysis
To evaluate the service and waiting time at each chan-
nel the detailed trafc information is required. Trafc on
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each channel is comprised of several incoming streams and
will be transmitted to a number of successive channels. In
this section the trafc on each equivalence class has been
provided. As the trafc distribution is slightly different de-
pending on whether the number of nodes is a factor of four
(N = 4x) or only a factor of two (N = 4x + 2) we have
presented them separately when required.
We denote by ¸ the trafc rate at which a node sends to
each individual destination. In steady state the mean arrival
rate to each channel equals to the mean departure from the
channel. Therefore, the ejection channels have the same
trafc rates as injection channels.
¸inj = ¸ej = (N ¡ 1):¸ (10)
The trafc on each surrounding channel is comprised of
the trafc from three sources, i) cross network link, ii) pre-
vious link and iii) injection link. The incoming trafc rate
from the cross link is denoted by ¸cross!surr and equals
¸cross!surr =
(
(
§
N
4
¨¡ 1):¸ N = 4x
(
¥
N
4
¦¡ 1):¸ N = 4x+ 2 (11)
And the message rate from the injection channel,
¸inj!surr is
¸inj!surr =
»
N
4
¼
:¸ (12)
Finally the contribution of the previous surrounding link,
¸surr!surr equals
¸surr!surr =
(
(
§
N
4
¨¡ 1)2:¸ N = 4x
(
¥
N
4
¦2 ¡ ¥N4 ¦+ 1):¸ N = 4x+ 2
(13)
Adding the above values together yields
¸surr =
(§
N
4
¨2
:¸ N = 4x
(
¥
N
4
¦2
+
¥
N
4
¦
+ 1):¸ N = 4x+ 2
(14)
The trafc on a channel around the network has two tar-
gets, next channel and ejection channel. The rate of the
trafc transmitted to the next surrounding channels equal to
the trafc transmitted from the previous channel. And the
remaining trafc which is absorbed by ejection channel is
¸surr!ej = (
N
2
¡ 1):¸ (15)
And nally, the trafc on each channel inside the net-
work is
¸cross =
(
(2
§
N
4
¨¡ 1):¸ N = 4x
(2
¥
N
4
¦¡ 1):¸ N = 4x+ 2 (16)
4.2. Average Message Latency
As the spidergon NoC is a symmetric topology, nodes
have similar stochastic properties. Thus, nding the average
latency is limited to analysis of only one node. Also, having
just a small number of equivalence classes further reduces
the complexity.
After leaving the injection channel a message traverse
left or right links with similar probability equal to
Pinj!right = Pinj!left =
§
N
4
¨
N ¡ 1 (17)
And the probability that the message enters the cross link
will be
Pinj!cross =
(2
¥
N
4
¦¡ 1)
N ¡ 1 (18)
Therefore, the service time of the injection channel can
be expressed as
xinj = (wright + xright)Pinj!right +
(wleft + xleft)Pinj!left + (19)
(wcross + xcross)Pinj!cross
A message entering the left or right links may traverse
up to
§
N
4
¨
nodes. Each intermediate node that receives the
message checks its destination address. If the node is the
target it absorbs the message, otherwise the message is for-
warded to the next channel in the same direction. This sce-
nario is depicted in gure 3.
The service time at each intermediate node i may be ex-
pressed as
xsurri = xej :
1
i
+ (wsurri¡1 + x
surr
i¡1 )
i¡ 1
i
(20)
where,wsurri and x
surr
i are the waiting time and service time
at channel i, and xej is the service time at the ejection chan-
nel which equals tomsgl.
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Figure 3. Possible destinations for a message
on a surrounding channel.
By adopting the above equation,
xright = xleft = xsurrdN4 e (21)
Amessage traversing an internal link after leaving the in-
jection channel may be destined for the cross network node
or it can enter the left or right channels with the same prob-
ability.
xcross = xej :
1
2
¥
N
4
¦¡ 1+
(wcrossright + xcrossright)
2(
¥
N
4
¦¡ 1)
2
¥
N
4
¦¡ 1 + (22)
(wcrossleft + xcrossleft)
2(
¥
N
4
¦¡ 1)
2
¥
N
4
¦¡ 1
Again xcrossright and xcrossleft which are the service
time experienced at the right or left channels at the opposite
side may be evaluated using equation 20. The maximum
number of hops a message may take in any direction at cross
network is
¥
N
4
¦¡ 1. Therefore, we have
xcrossright = xcrossleft = xsurrbN4 c¡1 (23)
By putting all pieces together, the average latency expe-
rienced in the spidergon architecture will be
L = winj + xinj +D ¡ 1 (24)
where D is
D =
(
(2
§
N
4
¨2
+ 4
§
N
4
¨
+ 1)=N N = 4x
(2
¥
N
4
¦2
+ 2
¥
N
4
¦¡ 1)=N N = 4x+ 2
(25)
5. Validation
To validate the analytical model we have developed a
discrete event simulator operating at it level. Each simu-
lation experiment is run until the network reaches its steady
state, i.e. until a further increase in simulated network
cycles doe not change the collected statistics appreciably.
Statistics gathering was inhibited for the rst 20000 mes-
sages to avoid distortions due to start-up transient. The
simulator operates on the same assumption as the analysis.
Some of the assumptions are mentioned here. A network
cycle is dened as the time required that a it traverse be-
tween two adjacent router or between a router and an IP.
The time consumed in the routers is also ignored in simu-
lation. Messages are generated at each node according to
a Poisson process. Also all messages are assumed to be of
equal size.
Destinations at each node are selected randomly and the
trafc is uniform. The latency for a message is considered
as the time a message is created in the source to the time
when the last it of the message is absorbed by the destina-
tion IP.
Figure 5. The analytical evaluation against
the simulation for the spidergon NoCs of size
128 for message lengths 32; 48 and 64 its.
Figure 6. The analytical evaluation against
the simulation for the spidergon NoCs of size
256 for message length of 64 its.
The model is compared against the simulation results for
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Figure 4. The analytical evaluation against the simulation for the spidergon NoCs of size 16; 32 and
64 for message lengths 32; 48 and 64 its.
numerous congurations by changing the message length
and also the network size. Figure 4 and 5 compare the sim-
ulation results against the analysis for the networks of size
16; 32; 64 and 128 when the length of the message is set
to 32; 48 and 64. While gure 6 shows the results obtained
by simulation against the analytical values in the network
of size 256 when the network exchanges the messages of
length 64.
The horizontal axis in the gures shows the message rate
while the vertical axis describes the latency. As can be seen
from the the gures the analytical model presents a good
approximation of the network latency in the presence of the
light and heavy trafcs. In particular the gures reveal that
the model well predicts the network saturation points.
6. Conclusion
The spidergon topology emerged to realize cost effec-
tive MPSoC development using a xed and optimized NoC
architecture. In this paper we have analyzed the trafc
in the architecture and presented a model to compute the
mean message latency in the spidergon architecture em-
ploying wormhole switching. Extensive simulation exper-
iments have shown the analytical model predicts the mes-
sage latency with a good degree of accuracy in a wide range
of trafc rates. In particular the model well predicts the sat-
uration points in the networks with different congurations.
Our next objective is to investigate the impact of em-
ploying more virtual channels and adopting adaptive rout-
ing on the latency in the spidergon scheme. Developing a
cost model to study the effect of the channel length on eval-
uations as the size of the network grows is another goal we
pursue. Moreover, we are going to analytically compare the
spidergon NoC with other topologies in the domain includ-
ing mesh and torus.
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